Fpga Implementation of High Speed and Low Power Viterbi Encoder and Decoder
نویسندگان
چکیده
AbstractImplementation of the viterbi decoder in the FPGA plays a dominant role for power and high speed mechanisms. The viterbi decoder is the most efficient decoder. It is commonly used in a wide range of communication and data storage applications. It uses trellis coded modulation (TCM) technique to find the trellis path in the circuit. Here, pre-computation techniques have been adopted for the trellis coded modulation. The main aim of this project is to integrate more number of SOC. The general solution for achieving high speed and low power has been tested with viterbi encoder and decoder and the results are implemented using Xilinx ISim synthesis tool. Implementation results shows that the adapted mechanism plays a dominant role in today’s communication system.
منابع مشابه
Design and Simulation of a Low Power Viterbi Decoder using Constraint Length Nine
Viterbi Decoder is the dominant module to determining the power consumption of the system. High speed and low power design of Viterbi Decoder with data rate1/2 and convolution encoding with a constraint length K = 9 is presented in this paper. The Proposed Viterbi decoder can be reduce the power consumption without reducing the decoding speed and also increases the length of the bits. The opera...
متن کاملSpeed and Power Optimization of FPGA’S Based on Modified Viterbi Decoder
Advancement in the VlSI technology using low power, less area and high speed constraints is mostly used for encoding and decoding of data. In this paper power and cost reduction with increase in speed using viterbi decoder(VD) for trellis coded modulation(TCM) is proposed. Viterbi decoder uses viterbi algorithm for TCM decoding, but the efficient speed and power reduction is not achieved at the...
متن کاملFPGA Design and Implementation of a Convolutional Encoder and a Viterbi Decoder Based on 802.11a for OFDM
In this paper, a modified FPGA scheme for the convolutional encoder and Viterbi decoder based on the IEEE 802.11a standards of WLAN is presented in OFDM baseband processing systems. The proposed design supports a generic, robust and configurable Viterbi decoder with constraint length of 7, code rate of 1/2 and decoding depth of 36 symbols. The Viterbi decoder uses full-parallel structure to imp...
متن کاملA Novel Methodology to Implement Viterbi Decoder Using FPGA
Bandwidth and power is the most important parameter in every communication system. So the maximum utilization of bandwidth and minimum useful usage of power is achieved with error detection and correction methods. In satellite &space communication channel capacity is degraded as a result of Additive White Gaussian Noise, which are mostly random. Convolutional encoder with Viterbi decoder is a r...
متن کاملA Low Power Viterbi Decoder Design with Minimum Transition Hybrid Register Exchange Processing for Wireless Applications
This work proposes the low power implementation of Viterbi Decoder. Majority of viterbi decoder designs in the past use simple Register Exchange or Traceback method to achieve very high speed and low power decoding respectively, but it suffers from both complex routing and high switching activity. Here simplification is made in survivor memory unit by storing only m-1 bits to identify previous ...
متن کامل